

WHAT IS CLAIMED IS:

1. A controller for controlling the frame refresh rate of an active matrix display, characterised by comprising: a first circuit responsive to display signals from a display controller for supplying an enable signal (FE) for each Nth frame, where N is an integer greater than zero and is selectable from a plurality of values; and a second circuit for enabling refreshing of the display by each Nth frame supplied to the display controller in response to the enable signal (FE) and for preventing refreshing of the display by each other frame supplied to the display controller in the absence of the enable signal (FE).

2. A controller as claimed in claim 1, characterised in that the display signals include frame synchronisation signals (VSYNC) and the first circuit is responsive to each Nth frame synchronisation signal (VSYNC).

3. A controller as claimed in claim 1, characterised in that the first circuit is arranged to supply the enable signal (FE) for the duration of each Nth frame.

4. A controller as claimed in claim 3, characterised in

that the second circuit is arranged to connect the display to a power supply in response to the enable signal (FE) and to disconnect the display from the power supply in the absence of the enable signal (FE).

5. A controller as claimed in claim 3, characterised in that the second circuit is arranged to gate at least one signal which influences power consumption of the display.

6. A controller as claimed in claim 5, characterised in that the second circuit comprises at least one gate for connection between the display controller and the display.

7. A controller as claimed in claim 6, characterised in that the at least one gate comprises at least one logic gate.

8. A controller as claimed in claim 6, characterised in that the at least one gate comprises at least one transmission gate.

9. A controller as claimed in claim 5, characterised in that the second circuit is arranged to gate a memory read control signal (R') of the display controller.

400927-000001

10. A controller as claimed in claim 5, characterised in that the at least one signal comprises a frame synchronisation signal from the display controller.

11. A controller as claimed in claim 5, characterised in that the at least one signal comprises a line synchronisation signal from the display controller.

12. A controller as claimed in claim 5, characterised in that the at least one signal comprises at least one image determining signal from the display controller.

13. A controller as claimed in claim 1, characterised in that the first circuit includes means for fixing N at a value greater than one.

14. A controller as claimed in claim 1, characterised in that N is selectable from a plurality of predetermined values.

15. A controller as claimed in claims 1, characterised in that the first circuit has an input (FC (1:N)) for selecting the value of N.

10092372-030502

16. A controller as claimed in claim 1, characterised in that the first circuit comprises a preloadable synchronous counter.

17. A controller as claimed in claim 16, characterised in that the counter has a terminal count output (TC) for supplying the enable signal (FE).

18. A controller as claimed in claim 17, characterised in that the counter has a load enable input (PE) connected to the terminal count output (TC).

19. A controller as claimed in claim 16, characterised in that the counter has a clock input (CP) for receiving frame synchronisation signals (VSYNC) from the display controller.

20. A controller as claimed in claim 1, characterised by a frame rate reduction enable input (FRC).

21. A controller as claimed in claim 1, wherein the first circuit comprises a preloadable synchronous counter and the counter has a count enable input arranged to be enabled

1009227-030502
205050-2225001

by a rate reduction enable signal at a frame rate reduction enable input(FRC).

22. A controller as claimed in claim 21, characterised in that the count enable input (CEP) is connected to the enable input (FRC).

23. A controller as claimed in claim 21, characterised in that the count enable input (CEP) is connected via a D-type latch (83) and a set/reset flip-flop to the enable input (FRC).

24. A display controller characterised by including a frame refresh rate controller as claimed in claim 1.

25. A display controller as claimed in claim 24, wherein the count enable input is connected via a D-type latch and a set/reset flip-flop to the enable input(FRC) and the enable input(FRC) is connected to receive a memory write control signal of the display controller and the first circuit comprises a preloadable synchronous counter and the counter has a count enable input arranged to be enabled by a rate reduction enable signal at a frame rate reduction enable input(FRC).

27. A display as claimed in claim 26, characterised in that the second circuit of the controller is disposed adjacent an input of the display for receiving the display signals and is arranged to gate all of the display signals.

28. A display as claimed in claim 26, characterised by comprising a plurality of data and scan driver integrated circuits, each of which includes a controller for controlling the frame refresh rate of an active matrix display, characterised by comprising: a first circuit responsive to display signals from a display controller for supplying an enable signal (FE) for each Nth frame, where N is an integer greater than zero and is selectable from a plurality of values; and a second circuit for enabling refreshing of the display by each Nth frame supplied to the display controller in response to the enable signal (FE) and for preventing refreshing of the display by each other frame supplied to the display controller in the absence of the enable signal (FE).

29. A display as claimed in claim 26, characterised by comprising a liquid crystal display.

10092372-030502